


MODEL NAME : *Centenario (DDP31)*

PCB NO : *LA-G172P*

BOM P/N :



Dell/Compal Confidential


Schematic Document

(CENTENARIO ICE Lake U)

2019-05-29

Rev: 1.0 (A00)

Security Classification	Compal Secret Data			Compal Electronics, Inc.	
Issued Date	2014/09/08	Deciphered Date	2013/10/28	Title	P001 - Cover
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev
				LA-G172P	1.0 (A00)
Date: Wednesday, May 29, 2019		Sheet 1 of 101			



Board ID Table

Vcc	3.3V +/- 5%			
Board ID	R	C	REV	PCB Revision
0	240K +/- 5%	4700p	M00	0.1
1	130K +/- 5%	4700p	X00	0.2
2	62K +/- 5%	4700p	X01	0.3
3	33K +/- 5%	4700p	X02	0.4
4	8.2K +/- 5%	4700p	X03	0.5
5	4.3K +/- 5%	4700p		
6	2K +/- 5%	4700p		
7	1K +/- 5%	4700p		

SMBUS Control Table

	SOURCE	PCH	BATT Connector	Charger	VCCIN Controller	PD Controller	MIPI60	USB/I2C MUX	BurnSide Bridge	Accel+Gyro
PCH_SMI0CLK PCH_SMI0DATA	PCH								V	
PCH_SMI1CLK PCH_SMI1DATA	PCH					V			V	
SMBCLK SMBDATA	PCH						V			
EC_SMB03_CLK EC_SMB03_DAT	MEC5105	V								
EC_SMB04_CLK EC_SMB04_DAT	MEC5105					V		V		
EC_SMB05_CLK EC_SMB05_DAT	MEC5105				V					
EC_SMB10_CLK EC_SMB10_DAT	MEC5105		V	V						
EC_SMB00_CLK EC_SMB00_DAT	MEC5105									V

USB 2.0

USB 2.0 PORT#	DESTINATION
1	USB DCI Debug
2	None
3	BT(Reserve)
4	None
5	FPR
6	None
7	None
8	Type-C_L
9	Type-C_R
10	None

CLK

CLK	DIFFERENTIAL	DESTINATION
	CLKOUT_PCIE0	WLAN(Reserve)
	CLKOUT_PCIE1	M.2 SSD(Reserve)
	CLKOUT_PCIE2	SSD
	CLKOUT_PCIE3	None
	CLKOUT_PCIE4	Card Reader
	CLKOUT_PCIE5	None
	FLEX CLOCKS	DESTINATION
	ESPI_CLK	EC eSPI

PCIE/USB3.1

Flexible I/O	Interface	DESTINATION
0	PCI-E#1 / USB 3.1#1	None
1	PCI-E#2 / USB 3.1#2	USB DCI Debug
2	PCI-E#3 / USB 3.1#3	WLAN PCIe Gen2(Reserve)
3	PCI-E#4 / USB 3.1#4	None
4	PCI-E#5 / USB 3.1#5	None
5	PCI-E#6 / USB 3.1#6	None
6	PCI-E#7	None
7	PCI-E#8	None
8	PCI-E#9	BGA SSD PCIe x4 GEN3
9	PCI-E#10	
10	PCI-E#11 / SATA#0	
11	PCI-E#12 / SATA#1a	M.2 SSD Debug(Reserve)
12	PCI-E#13	
13	PCI-E#14	
14	PCI-E#15 / SATA#1b	None
15	PCI-E#16 / SATA#2	Card Reader PCIE GEN2

Thunderbolt

TBT	TBT PORT#	DESTINATION
	0	USB Type-C_L
	1	None
	2	USB Type-C_R
	3	None

Displayport

DDI	DDI PORT#	DESTINATION
	A	4 Lane eDP
	B	None

CSI2

CSI2 PORT#	DESTINATION
C/D	None
E	UF
F	None
G/H	None

Symbol Note :

@ : means de-pop


⏏ : means Digital Ground

⏏ : means Analog Ground

Power Rail

Audio Power Rail

Centenario POWER BLOCK DIAGRAM



Power On Sequence

[AC in]

[Battery only, AC absent]



ITEM	Measure Point	Time
Ta	TBT_VBUS	To +3V_LDO
Tb	+3V_LDO	To +CHG_VIN_20V
Tc	+CHG_VIN_20V	To B+
Td	B+	To ACAV_IN
Te	ACAV_IN	To ALWON
Tf	ALWON	To +3VALW
Tg	ALWON	To +SVALW (+SVALWB)
Th	+3VALW	To ALW_PWRGD_3V_5V





ITEM	Measure Point	Time
Tc	B+	To POWER_SW_IN#
Th	POWER_SW_IN#	To Low pulse width
Td	POWER_SW_IN#	To ALWON
Te	ALWON	To +3VALW
Tf	ALWON	To +SVALW (+SVALWB)
Tg	+3VALW	To ALW_PWRGD_3V_5V

ITEM	Measure Point	Time
T1	VCCDSW_EN_GPIO	To +3VALW_DSW/+3V_PRIM
T2	+3VALW_DSW/+3V_PRIM	To PCH_DPWRKOK
T3	PCH_DPWRKOK	To SIO_SLP_SUS#
T4	SIO_SLP_SUS#	To +1.8V_PRIM
T5	+1.8V_PRIM	To +VCC1.05_OUT_PCH
T6	+1.8V_PRIM	To +VCC1.05_OUT_FET
T7	+VCC1.05_OUT_FET	To +VCCST_CPU
T8	+1.8V_PRIM_PG	To 1.8V_PRIM_PG
T9	1.8V_PRIM_PG	To +VCCIN_AUX
T10	+VCCIN_AUX	To VCCIN_AUX_VR_PG
T11	VCCIN_AUX_VR_PG	To PCH_RSMRST#
T12	PCH_RSMRST#	To ESPI_RESET#
T13	ESPI_RESET#	To AC_PRESENT
T14	SIO_SLP_S5#	To SIO_SLP_S4#
T15	SIO_SLP_S4#	To SIO_SLP_S3#
T16	SIO_SLP_S4#	To CPU_C10_GATE#
T17	SIO_SLP_S4#	To SIO_SLP_S0#
T18	SIO_SLP_S4#	To RUN_ON_EC
T19	SIO_SLP_S4#	To +1.1V_MEM
T20	SIO_SLP_S4#	To +0.6V_VDDQ
T21	SIO_SLP_S4#	To +1.8V_MEM
T22	SIO_SLP_S4#	To +1.8V_MEM
T23	SIO_SLP_S4#	To +VCC1P8A
T24	SIO_SLP_S4#	To +VCC_SFR_OC
T25	RUN_ON_EC	To +3VS
T26	RUN_ON_EC	To +1.8VS
T27	RUN_ON_EC	To +5VS/+5VBS
T28	RUN_ON_EC	To +3.3VDDX_SSD
T29	RUN_ON_EC	To +SSD_PWR2
T30	RUN_ON_EC	To +SSD_PWR3
T31	+3VS	To RUNPWRKOK
T32	RUNPWRKOK	To IMVP_VR_ON_P
T33	IMVP_VR_ON_P	To +VCCIN
T34	+VCCIN	To PCH_PWRKOK_P
T35	PCH_PWRKOK_P	To CPUPWRGD
T36	CPUPWRGD	To SYS_PWRKOK
T37	SYS_PWRKOK	To PCH_PLTRST#_EC


Power Down Sequence

EC pay attention timing






Memory connection follow J72913-201 Rev 01_20181217





















Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2014/09/08	Deciphered Date	2013/10/28	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
					LA-G172P
				Date:	Friday, May 24, 2019
				Sheet	7 of 101
				Rev	1.0 (A00)


Memory connection follow J72913-201 Rev 01_20181217




Security Classification		Compal Secret Data		Compal Electronics, Inc. Title P008 - ICL-U(3/13)LPDDR4/x	
Issued Date	2014/09/08	Deciphered Date	2013/10/28	Size	Document Number LA-G172P
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Rev	1.0 (A00)
				Date:	Friday, May 24, 2019 Sheet 8 of 101











Security Classification		Compal Secret Data		Title	
Issued Date	2014/09/08	Deciphered Date	2013/10/28	P012 - ICL-U(7/I3)PCIE,USB	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				LA-G172P	Rev 1.0 (A00)
Date:		Friday, May 24, 2019		Sheet	12 of 101




- 1.The total Length of Data and Clock (from CPU to each VR) must be equal (± 0.1 inch).
 - 2.Route the Alert signal between the Clock and the Data signals.
- CAD Note: Place the PU resistors close to CPU


SVID DATA




SVID ALERT#




SVID CLK








Security Classification		Compal Secret Data		Title	
Issued Date		Deciphered Date		Document Number	
2014/09/08		2013/10/28		LA-G172P	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.		Date:		Rev	
Friday, May 24, 2019		Sheet		1.0 (A00)	
14		of		101	



Follow PDG rev1.1 P.545






EMC CAPS
PLACE <160mil FROM SOC VDDQ,
WITH EACH PAIR <470mil APART




C33,A33,B33 is RSVD
Intel recommended NC




VCC1P8A shape from VR to VCC1P8A pins should have:

- total length L of < 22mm between VR and BGA.
- Average width W of 1.8mm.




Security Classification	Compal Secret Data			Compal Electronics, Inc.			
Issued Date	2014/09/08	Deciphered Date	2013/10/28	Title P015 - ICL-U(10/13)CPU PWR			
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number	Rev	
					LA-G172P	1.0 (A00)	
				Date:	Friday, May 24, 2019	Sheet	15 of 101





Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2014/09/08	Deciphered Date	2013/10/28	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				Date:	Rev
				Friday, May 24, 2019	1.0 (A00)
				Sheet	17 of 101



Security Classification	Compal Secret Data			Compal Electronics, Inc.				
Issued Date	2014/09/08	Deciphered Date	2013/10/28	Title				
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				P018 - ICL-U(13/13)RSVD,MIPI60				
				Size	Document Number		Rev	
				LA-G172P		1.0 (A0)		
				Date:	Friday, May 24, 2019	Sheet	18	of

5		4		3		2		1	
D									
C									
B									
A									


5		4		3		2		1	
D									
C									
B									
A									

5		4		3		2		1	
D									
C									
B									
A									



5		4		3		2		1	
D									
C									
B									
A									

Memory connection follow J72913-201 Rev 01_20181217


DDRA




DDRB





UD1



UD2




EMC CAPS




Security Classification		Compal Secret Data		Compal Electronics, Inc.		
Issued Date	2014/09/08	Deciphered Date	2013/10/28	Title	P023 - LPDDR4/x Channel A/B	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number	Rev
				LA-G172P		1.0 (A00)
Date:				Friday, May 24, 2016	Sheet	23 of 101

Memory connection follow J72913-201 Rev 01_20181217


DDR3




UD3




DDR4



UD4





Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date		2014/09/08	Deciphered Date	2013/10/28	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.		P025 - LPDDR4&4X BOM OPTION			Rev
		LA-G172P			1.0 (A00)
Date:		Friday, May 24, 2019		Sheet	25 of 101

5		4		3		2		1	
D									
C									
B									
A									
								</	

5		4		3		2		1	
D									
C									
B									
A									

5		4		3		2		1	
D									
C									
B									
A									
								</	

5		4		3		2		1	
D								D	
C								C	
B								B	
A								A	

5		4		3		2		1	
D								D	
C								C	
B								B	
A								A	

5		4		3		2		1	
D									
C									
B									
A									

5					4					3					2					1				
D					C					B					A									

5		4		3		2		1	
D									
C									
B									
A									


5		4		3		2		1	
D									
C									
B									
A									

5					4					3					2					1				
D																								
C																								
B																								
A																								


5					4					3					2					1				
D																								
C																								
B																								
A																								

5		4		3		2		1	
D								D	
C								C	
B								B	
A								A	
				</					


LCD VDD POWER





eDP BackLight Power



BackLight PWM Control



eDP Conn



Bit Rate	Lane Supports (max # of lanes)	Peak Bandwidth
1.62 Gb/s (HBR)	4	4 x 162 MB/s = 648 MB/s
2.7 Gb/s (HBR)	4	4 x 270 MB/s = 1080 MB/s
5.4 Gb/s (HBR2)	4	4 x 540 MB/s = 2160 MB/s
8.1 Gb/s (HBR3)	4	4 x 810 MB/s = 3240 MB/s


0.1 (HBR3)	4	4 x 0.0 MB/s = 3240 MB/s
------------	---	--------------------------

eDP* Bit Rates 8.1 Gb/s (HBR3)

In TCON side, RX Equalization is CTLE + DFE


DFE=Decision feedback equalizer

CTLE=Continuous Time Linear Equalizer






Connector	Pin	NAME	I/O/UT	FUNCTION
CN1	1	STOP	I	HIGH = Normal Operation LOW = Stop Command Built-in pullup to 3.3 v's resistor 35kOhm
	2	IC2 IDA	I/O	IC2 Data Open drain output, pull-up resistor at Host is needed
	3	IC3 SCL	I	IC3 Clock Open drain output, pull-up resistor at Host is needed
	4	NC	-	No Connection
	5	NC	-	No Connection
	6	IC4 IRQ	O	IC4 Ready Output "LOW" when data ready to send Open drain output, pull-up resistor at Host is needed
	7	RESET	I	Hardware RESET - Low Active Generation when pull-up resistor is needed Built-in pullup to 3.3 v's resistor 10kOhm
	8	VDD+ 3.3V	-	3.3 v's (typ) power input
	9	NC	-	No Connection
	10	DND	-	Ground


EVT2_13 For factory test request



For BL_PWR_SRC & LCDVDD monitor




Camera module
LED control




UFCAM_RESET#
I2C_3_SDA_UFCAM_R
I2C_3_SCL_UFCAM_R



EVT1_14



MCSI_E_CLKP
MCSI_E_CLKN




EVT1_24




(12) UFCAM_LED

EVT2_11 For factory test request




PVT1_59



Camera vendor detect

0 = Liteon
1 = Azurewave

EVT1_14



(10) I2C_3_SCL_UFCAM_R
(10) I2C_3_SDA_UFCAM_R
(10) ISH_I2C1_SCL_R
(10) ISH_I2C1_SDA_R
(10) CAM_DET#_R
(10) UFCAM_RESET#_R
(10) ALS_ALERT#_R
(13) UFCAM_MCLK_R

(10) ACC1_INT1#
(10) ACC1_INT2#

(10) DMIC_CLK12
(56) DMIC_DATA12

(10) DMIC_CLK12
(56) DMIC_DATA12

(10) DMIC_CLK12
(56) DMIC_DATA12

(10) DMIC_CLK12
(56) DMIC_DATA12

(10) DMIC_CLK12
(56) DMIC_DATA12

(10) DMIC_CLK12
(56) DMIC_DATA12

(10) DMIC_CLK12
(56) DMIC_DATA12

(10) DMIC_CLK12
(56) DMIC_DATA12

(10) DMIC_CLK12
(56) DMIC_DATA12

(10) DMIC_CLK12
(56) DMIC_DATA12

(10) DMIC_CLK12
(56) DMIC_DATA12

(10) DMIC_CLK12
(56) DMIC_DATA12

(10) DMIC_CLK12
(56) DMIC_DATA12

(10) DMIC_CLK12
(56) DMIC_DATA12

(10) DMIC_CLK12
(56) DMIC_DATA12

(10) DMIC_CLK12
(56) DMIC_DATA12

(10) DMIC_CLK12
(56) DMIC_DATA12

(10) DMIC_CLK12
(56) DMIC_DATA12

(10) DMIC_CLK12
(56) DMIC_DATA12

(10) DMIC_CLK12
(56) DMIC_DATA12

(10) DMIC_CLK12
(56) DMIC_DATA12

(10) DMIC_CLK12
(56) DMIC_DATA12

(10) DMIC_CLK12
(56) DMIC_DATA12

(10) DMIC_CLK12
(56) DMIC_DATA12

(10) DMIC_CLK12
(56) DMIC_DATA12

(10) DMIC_CLK12
(56) DMIC_DATA12

(10) DMIC_CLK12
(56) DMIC_DATA12

(10) DMIC_CLK12
(56) DMIC_DATA12


(10) DMIC_CLK12
(56) DMIC_DATA12

(10) DMIC_CLK12
(56) DMIC_DATA12

(10) DMIC_CLK12
(56) DMIC_DATA12

UF Camera HD (720p)
ALS
Accelerometer+Gyro
Ecompass
DMIC

EVT1_12



EVT2_10

I-PEX_20879-030E-01

CONN@

CONN@

CONN@

CONN@

CONN@

CONN@

CONN@

CONN@

CONN@

CONN@

CONN@

CONN@

CONN@

CONN@

CONN@

CONN@

CONN@

CONN@

CONN@

CONN@

CONN@

CONN@

CONN@

CONN@

CONN@

CONN@

CONN@

CONN@

CONN@

CONN@


CONN@

CONN@

CONN@

CONN@

Intel DMIC for WOV reserved









PVT_08

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2014/09/08	Deciphered Date	2013/10/28	Title	P039 - UF Camera, MIC, ALS
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				LA-G172P	Rev 1.0 (A00)
				Date:	Friday, May 24, 2019
				Sheet	39 of 101



5		4		3		2		1	
D									
C									
B									
A									

5		4		3		2		1	
D									
C									
B									
A									

LEFT Type-C Connector




ESD Diodes should be located as close as possible to USBC.























Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2014/09/08	Deciphered Date	2013/10/28	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Rev
				Document Number	1.0 (A0)
				LA-G172P	
Date:	Friday, May 24, 2019	Sheet	43	of	101

RIGHT Type-C Connector





















Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2014/09/08	Deciphered Date	2013/10/28	Title	P048 - TYPE-C TBT_BB R_TCSS
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				LA-G172P	Rev 1.0 (A00)
				Date: Friday, May 24, 2019	Sheet 48 of 101




BB ref sch p.6 note
DG_P1_PWR_GATE_EN:
For PD based systems, DG_P1_PWR_GATE_EN should be output from PD.
For TCPC based systems, DG_P1_PWR_GATE_EN should be output from SOC/EC.

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2014/09/08	Deciphered Date	2013/10/28	Title	P049 - TYPE-C TBT_BB R PWR,GND
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.					
Size	Document Number	Rev			
	LA-G172P	1.0 (A00)			
Date:	Friday, May 24, 2019	Sheet	49	of	101

USB2/I2C MUXES_L



USB2/I2C MUXES_R



ENA, ENB	OUTA0	OUTA1	OUTB0	OUTB1
00	Hi-Z	Hi-Z	Hi-Z	Hi-Z
01	Hi-Z	Hi-Z	-	-
10	-	-	Hi-Z	Hi-Z
11	-	-	-	-

SAI, SAO, SBI, SBO	OUTA0	OUTA1	OUTB0	OUTB1
0000	INB	-	INA	-
0001	INB	-	-	INA
0010	INB	-	INB	-
0011	INB	-	-	INB
0100	-	INB	INA	-
0101	-	INB	-	INA
0110	-	INB	INB	-
0111	-	INB	-	INB
1000	INA	-	INA	-
1001	INA	-	-	INA
1010	INA	-	INB	-
1011	INA	-	-	INB
1100	-	INA	INA	-
1101	-	INA	-	INA
1110	-	INA	INB	-
1111	-	INA	-	INB


Channel	INA	INB
Signal Name	TOP	BOT

		I2C		USB				Mux Functional Mode	PD Controller W/DDM
ENA	ENB	SAI	SBI	SAO	OUTA0	OUTB0			
0	1	-	0	-	Hi-Z	TOP	-	-	USB only on TOP
0	1	-	1	-	Hi-Z	BOT	-	-	USB only on BOT
1	1	0	0	0	BOT	TOP	Crosspoint Switch	USB on TOP W/DDM	
1	1	1	1	0	TOP	BOT	Crosspoint Switch	USB on BOT W/DDM	



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2014/09/08	Deciphered Date	2013/10/28	Title	P050 - TYPE-C USB/I2C MUX
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				LA-G172P	
				Date:	Friday, May 24, 2019
				Sheet	50 of 101

5		4		3		2		1	
D									
C									
B									
A									

Reserved for RF Antenna L debug





Reserved for RF Antenna R debug




CNVi&KILLER BOM option co-lay

EC Side
MSCLK:TX
MSDATA:RX
If pop KIEER@ components ,
RE205 need de-pop









(12) PCIE_PRX_DTX_N3
(12) PCIE_PRX_DTX_P3
(12) PCIE_PTX_DRX_N3
(12) PCIE_PTX_DRX_P3


NO support C-Link



CLKIN_XTAL for Jefferson Peak reserved



CNVi














Security Classification			Compal Secret Data			Compal Electronics, Inc.		
Issued Date			Deciphered Date			Title		
2014/09/08			2013/10/28			P052 - WLAN/BT (w/ CNVi)		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.			Size			Document Number		
						LA-G172P		
						Date: Friday, May 24, 2019		
						Sheet 52 of 101		


5		4		3		2		1	
D								D	
C								C	
B								B	
A								A	

5		4		3		2		1	
D									
C									
B									
A									

5		4		3		2		1	
D									
C									
B									
A									




The PDB control timing by EC_MUTE#



Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2014/09/08	Deciphered Date	2013/10/28	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				P056 - Audio ALC3281
Size	Document Number	Rev	Rev	
	LA-G172P	1.0 (A00)		
Date	Friday, May 24, 2019	Sheet	56	of 101

Int. Speaker Conn.

SPK L+ L- R+ R- trace width
Speaker 4 ohm ==> 40 mils
Speaker 8 ohm ==> 20 mils



Universal Audio Jack CONN

Universal Audio Jack







Figure 2. Analog Connector and Device




Contact with PC BEAN



Setting for Thermal Design

Thermal diode mapping


MECS105 pins	thermal diode	Location
DP1/DN1	QE4	CPU(OTP)
DN1a/DP1a	QE14	DDR
DP2/DN2	QE17	SSD
DN2a/DP2a	QE8	WLAN
DP3/DN3	QE10	Charger
DN3a/DP3a	QE3	Ambient
DP4/DN4	Reserved	Reserved



5		4		3		2		1	
D								D	
C								C	
B								B	
A								A	


5		4		3		2		1	
D									
C									
B									
A									

I2C/ISH_I2C/SML




5		4		3		2		1	
D									
C									
B									
A									


KB Controller & TP transfer Conn



M-BIST




RTC



Gen 8 reserved

Gen 9



Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2014/09/08	Deciphered Date	2013/10/28	Title	P063 - KB/TP/RTC	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number	Rev
					LA-G172P	I.0 (A0)
Date:				Friday, May 24, 2014	Sheet	63 of 101

5		4		3		2		1	
D									
C									
B									
A									

5		4		3		2		1	
D									
C									
B									
A									

Compal Electronics, Inc.


P066 - TPM


LA-G172P

Rev	
1.0 (A00)	

Sheet 66 of 101




THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.






Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2014/09/08	Deciphered Date	2013/10/28	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
					LA-G172P
				Date:	Friday, May 24, 2019
				Sheet	67 of 101
				Rev	1.0 (A00)

PWR_2		PWR_3			
C14	Voltage	D15	F15	H14	Voltage
GND	1.8V	GND	NC	NC	0.9V
NC	1.2V	NC	GND	NC	1.1V
		NC	NC	GND	1.2V











+SSD_PWR2P	R1142	R1143
1.8V	49.9K	Non-POP
1.2V	100K	Non-POP

+SSD_PWR2P	SSD_C14
1.8V	GND
1.2V	NC



+SSD_PWR3P	R1136	R1133	R1134	R1135	R1150
0.9V	200K	Non-POP	Non-POP	POP	Non-POP
1.1V	120K	Non-POP	Non-POP	POP	Non-POP
1.2V	100K	Non-POP	Non-POP	POP	Non-POP




+SSD_PWR3P	SSD_D15	SSD_F15	SSD_H14	R1135	R1150
0.9V	GND	NC	NC	Non-POP	POP
1.1V	NC	GND	NC	Non-POP	POP
1.2V	NC	NC	GND	Non-POP	POP



5		4		3		2		1	
D									
C									
B									
A									


Card Reader


- 1) Placing the RTS5242 chip and flash card socket locate to suit trace routing for SI / EMI / ESD.
- 2) Keep bulk and de-coupling capacitors as close as possible to the RTS5242 chip and flash card socket.
 - Bulk capacitor for Card_3V3 place closed to flash card socket.
 - Bulk capacitor for 3V3_IN / 3V3aux / DV12S place closed to RTS5242 chip.
- 3) Keep damping resistor (ex, for SD CLK / MS CLK) as close as possible to the RTS5242 chip.
- 4) Keep these capacitors for SD card / MS card signals as close as possible to flash card socket.



C _T (pF)	Rise Time (μs) 10%–90%, C _L =0.1μF, C _{IN} =1μF, R _L =16Ω (Typical values at 25°C, 25V 70% Ceramic Cp)						
	V _{IN} =5V	3.3V	1.8V	1.5V	1.2V	1.05V	0.8V
0	58	42	33	29	26	24	22
220	372	226	130	104	91	81	66
470	740	486	255	198	169	148	115
1000	1607	1021	570	452	366	322	252
2200	3532	2447	1351	1139	904	785	664
4700	7275	4708	2802	2277	1920	1683	1286
10000	16640	10700	6372	5176	4425	3868	3098


5		4		3		2		1	
D									
C									
B									
A									
</									






Screw Hole


ME Spring for 1.13mm cable




Fiducial Mark




ME Spring for 2.50mm cable




PCB X 17 (PTH)




CPU X 5




RF X 3




Battery X 1




CPU X 1




PCB X 2 (NPTH) EVT1_20




Shielding Frame X 6 (NPTH)




Power button & Finger print



FAN1



FAN2



Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2014/09/08	Deciphered Date	2013/10/28	Title	P077 - PWRBTN&FPR/SCREW/FAN	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSMITTED FROM THE COMPANY OR ANY OF ITS DIVISIONS OR AFFILIATES TO ANY OTHER PERSON OR ENTITY WITHOUT THE WRITTEN CONSENT OF COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number	Rev
					LA-G172P	1.0 (A0)
				Date:	Friday, May 24, 2019	Sheet 77 of 101

FOLLOW CSLP



VCC1P8A shape from VR to VCC1P8A pins should have:




- total length L of < 22mm between VR and BGA.
- Average width W of 1.8mm.




INPUTS			OUTPUT
C	B	A	Y
L	L	L	L
L	L	H	L
L	H	L	H
L	H	H	H
H	L	L	L
H	L	H	H
H	H	L	L
H	H	H	H

Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2014/09/08	Deciphered Date	2013/10/28	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D OR REPRODUCED OR DISCLOSED WITHOUT AUTHORIZATION BY COMPAL ELECTRONICS, INC. NOR THE INFORMATION IT CONTAINS MAY BE USED OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.			P078 - DC/DC & Sequence Logic Title Documents LA-G172P Size 15.00 (0.00)	
			15.00	0.00


MIPI 60




JESPI




APS




BIOS UART Debug




Power Button Debug




Debug LED




DCI Debug



JDEG1 EC UART Debug/80 port







Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2014/09/08	Deciphered Date	2013/10/28	Title	P080 - DaughterB Block Diagram
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				Rev	1.0 (A00)
Date:	Friday, May 24, 2019	Sheet	80	of	101



Centenario POWER BLOCK DIAGRAM


Power Rail

Power Trace











Primary side

+VCCIN_AUX



+VCCIN_AUX




150U_B3 * 4 (POP*2, NC*2)
10U_0402 * 19 (POP*14, NC*5)
22U_0603 * 10 (POP*1, NC*9)
47U_0603 * 7 (POP*1, NC*6)
1U_0201 * 5 (NC*5)
0.1U_0201 * 5 (NC*5)


PDG ver 1.35 Primary side:
2x 330uF 7343
3x 22uF 0603
12x 10uF 0402
1x 47uF 0805

Security Classification		Compal Secret Data				Compal Electronics, Inc.				
Issued Date		2017/08/24		Deciphered Date		2017/08/24		Title		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.						PWR DECOUPLING-VCCIN AUX				
						Size	Document Number			Rev
							LA-G172P			1.0 (A00)
						Date:	Friday, May 24, 2019		Sheet	90
3				2		1				

VCCIN (Base on PDG rev 1.35)
Peak Current 70A (ICCmax)
PL2 TDC :39A
DC Load line :2mV/A
AC Load line :4.2mV/A
OCP Current 90A
Fsw=600kHz




Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2017/08/24	Deciphered Date	2017/08/24	Title	PWR VCCIN CTRL
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				LA-G172P	Rev 1.0 (A00)
				Date:	Friday, May 24, 2019
				Sheet	91 of 101




Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2017/08/24	Deciphered Date	2017/08/24	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
					LA-G172P
Date:		Friday, May 24, 2019		Sheet	92 of 101

Rev 1.0 (A00)

Primary side




BOT side




150U_B3 * 4 (pop*2, NC*2)
10U_0402 * 8 (pop*4, NC*4)
22U_0603 * 8 (pop*7, NC*1)
47U_0603 * 2 (NC*2)
1U0402 * 2
1U_0201 * 5 (NC*5)
0.1U_0201 * 5 (NC*5)

PDG ver 1.35 Primary side:
2x 1uF 0402
4x 10uF 0402
8x 22uF 0603
1x 47uF 0805
2x 330uF 7343



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2017/08/24	Deciphered Date	2017/08/24	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Rev
				Document Number	1.0 (A00)
Date: Friday, May 24, 2019		Sheet 93 of 101		LA-G172P	



5		4		3		2		1	
D								D	
C								C	
B								B	
A								A	
								</	

5		4		3		2		1	
D									
C									
B									
A									


5		4		3		2		1	
D								D	
C								C	
B								B	
A								A	
								</	

5		4		3		2		1	
D									
C									
B									
A									


CPU Option



SSD debug Option




SSD power Option




Pin Name	Micron 8GB SA0000BX51L	Micron 16GB SA0000BX61L	Micron 32GB SA0000BX71L	Hynix 8GB SA0000BXK1L	Hynix 16GB SA0000BXK2L <i>RED and NO SUPPORT</i>	Hynix 32GB SA0000C7V1L	Samsung 8GB SA0000C6K1L	Samsung 16GB SA0000C4U40L <i>RED and NO SUPPORT</i>	Samsung 32GB SA0000CGN1L	Samsung 16GB NEW SA0000C4L1L	Hynix 16GB NEW SA0000BWU1L	Samsung 4GB SA0000A7V1L	Micron 4GB SA0000BF0L <i>Micro 4GB EOL</i>	Hynix 4GB SA0000AD11L	Hynix 32GB SA0000PRTS(4266)
MEM_CONFIG0	0	1	0	1	0	3733	0	1	0	NEW	0	1	0	1	0
MEM_CONFIG1	0	0	1	1	0	0	1	1	0	0	1	1	0	0	1
MEM_CONFIG2	0	0	0	0	1	1	1	0	0	0	0	0	1	1	1
MEM_CONFIG3	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1
MEM_CONFIG4	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

TBT Option




CPU I3/I5/I7 Option for different thermal table




EC


PD Option



CPU I3/I5/I7 Option for different thermal table





WLAN Option



BIOS

SSD Option



EC Option



X76	DRAM Option R1	DRAM Config Option (Resistor pop location)				
		MEM_CONFIG4	MEM_CONFIG3	MEM_CONFIG2	MEM_CONFIG1	MEM_CONFIG0
X7678131L06	Micron 4GB/3733 X76 M4GB_R1@ U01 MT53B256M32D1NP-053 WT SA0000BWFO	X76 M4GB_R1@ U01 MT53B256M32D1NP-053 WT SA0000BWFO	X76 M4GB_R1@ U03 MT53B256M32D1NP-053 WT SA0000C6K1L	X76 M4GB_R1@ U03 MT53B256M32D1NP-053 WT SA0000C6K1L	X76 M4GB@ RH665 10K_0201_5% SD043100280	X76 M4GB@ RH665 10K_0201_5% SD043100280
	Micron 4GB EOL					
X7678131L03	Micron 8GB/4266 X76 M8GB_R3@ U01 MT53E12M32D2NP-046 WT SA0000BX51L	X76 M8GB_R3@ U02 MT53E12M32D2NP-046 WT SA0000BX51L	X76 M8GB_R3@ U03 MT53E12M32D2NP-046 WT SA0000BX51L	X76 M8GB_R3@ U04 MT53E12M32D2NP-046 WT SA0000BX51L	X76 M8GB@ RH665 10K_0201_5% SD043100280	X76 M8GB@ RH665 10K_0201_5% SD043100280
X7678131L09	Micron 16GB/4266 X76 M16GB_R3@ U01 MT53E1G32D4NQ-046 WT SA0000BX61L	X76 M16GB_R3@ U02 MT53E1G32D4NQ-046 WT SA0000BX61L	X76 M16GB_R3@ U03 MT53E1G32D4NQ-046 WT SA0000BX61L	X76 M16GB_R3@ U04 MT53E1G32D4NQ-046 WT SA0000BX61L	X76 M16GB@ RH665 10K_0201_5% SD043100280	X76 M16GB@ RH665 10K_0201_5% SD043100280
X7678131L11	Micron 32GB/4266 X76 M32GB_R3@ U01 MT53E2G32D8QD-046 WT SA0000BX71L	X76 M32GB_R3@ U02 MT53E2G32D8QD-046 WT SA0000BX71L	X76 M32GB_R3@ U03 MT53E2G32D8QD-046 WT SA0000BX71L	X76 M32GB_R3@ U04 MT53E2G32D8QD-046 WT SA0000BX71L	X76 M32GB@ RH665 10K_0201_5% SD043100280	X76 M32GB@ RH665 10K_0201_5% SD043100280
X7678131L07	Hynix 4GB/3733 X76 H4GB_R3@ U01 H9HCNNN8KUMLHR-NME SA0000AD11L	X76 H4GB_R3@ U02 H9HCNNN8KUMLHR-NME SA0000AD11L	X76 H4GB_R3@ U03 H9HCNNN8KUMLHR-NME SA0000AD11L	X76 H4GB_R3@ U04 H9HCNNN8KUMLHR-NME SA0000AD11L	X76 H4GB@ RH665 10K_0201_5% SD043100280	X76 H4GB@ RH665 10K_0201_5% SD043100280
X7678131L05	Hynix 8GB/4266 X76 H8GB_R3@ U01 H9HCNNNBKMLHR-NEE SA0000BYX1L	X76 H8GB_R3@ U02 H9HCNNNBKMLHR-NEE SA0000BYX1L	X76 H8GB_R3@ U03 H9HCNNNBKMLHR-NEE SA0000BYX1L	X76 H8GB_R3@ U04 H9HCNNNBKMLHR-NEE SA0000BYX1L	X76 H8GB@ RH665 10K_0201_5% SD043100280	X76 H8GB@ RH665 10K_0201_5% SD043100280
X7678131L12	Hynix 16GB/4266(NEW) X76 H16GB_R3@ U01 H9HCNNNCPMALHR-NEE SA0000BYW1L	X76 H16GB_R3@ U02 H9HCNNNCPMALHR-NEE SA0000BYW1L	X76 H16GB_R3@ U03 H9HCNNNCPMALHR-NEE SA0000BYW1L	X76 H16GB_R3@ U04 H9HCNNNCPMALHR-NEE SA0000BYW1L	X76 H16GB@ RH665 10K_0201_5% SD043100280	X76 H16GB@ RH665 10K_0201_5% SD043100280
X7678131L10	Hynix 32GB/3733 X76 H32GB_R3@ U01 H9HCNNNFAMALTR-NME SA0000C7V1L	X76 H32GB_R3@ U02 H9HCNNNFAMALTR-NME SA0000C7V1L	X76 H32GB_R3@ U03 H9HCNNNFAMALTR-NME SA0000C7V1L	X76 H32GB_R3@ U04 H9HCNNNFAMALTR-NME SA0000C7V1L	X76 H32GB@ RH665 10K_0201_5% SD043100280	X76 H32GB@ RH665 10K_0201_5% SD043100280
X7678131L04	Samsung 4GB/3733 X76 S4GB_R3@ U01 K4F8E304HB-MGCJ SA0000AV71L	X76 S4GB_R3@ U02 K4F8E304HB-MGCJ SA0000AV71L	X76 S4GB_R3@ U03 K4F8E304HB-MGCJ SA0000AV71L	X76 S4GB_R3@ U04 K4F8E304HB-MGCJ SA0000AV71L	X76 S4GB@ RH665 10K_0201_5% SD043100280	X76 S4GB@ RH665 10K_0201_5% SD043100280
X7678131L08	Samsung 8GB/4266 X76 S8GB_R3@ U01 K4U6E3S4AA-MGCL SA0000C6K1L	X76 S8GB_R3@ U02 K4U6E3S4AA-MGCL SA0000C6K1L	X76 S8GB_R3@ U03 K4U6E3S4AA-MGCL SA0000C6K1L	X76 S8GB_R3@ U04 K4U6E3S4AA-MGCL SA0000C6K1L	X76 S8GB@ RH665 10K_0201_5% SD043100280	X76 S8GB@ RH665 10K_0201_5% SD043100280
X7678131L13	Samsung 16GB/4266(NEW) X76 S16GB_R3@ U01 K4UBE3D4AA-MGCL SA0000C6L1L	X76 S16GB_R3@ U02 K4UBE3D4AA-MGCL SA0000C6L1L	X76 S16GB_R3@ U03 K4UBE3D4AA-MGCL SA0000C6L1L	X76 S16GB_R3@ U04 K4UBE3D4AA-MGCL SA0000C6L1L	X76 S16GB@ RH665 10K_0201_5% SD043100280	X76 S16GB@ RH665 10K_0201_5% SD043100280
X7678131L14	Samsung 32GB/4266 X76 S32GB_R3@ U01 K4UCE3Q4AA-MGCL SA0000CGN1L	X76 S32GB_R3@ U02 K4UCE3Q4AA-MGCL SA0000CGN1L	X76 S32GB_R3@ U03 K4UCE3Q4AA-MGCL SA0000CGN1L	X76 S32GB_R3@ U04 K4UCE3Q4AA-MGCL SA0000CGN1L	X76 S32GB@ RH665 10K_0201_5% SD043100280	X76 S32GB@ RH665 10K_0201_5% SD043100280
X7678131L21	Hynix 32GB/4266(PRTS) X76 H32GB_R3_P@ U01 H9HCNNNFAMALTR-NEE SA0000BWU1L	X76 H32GB_R3_P@ U02 H9HCNNNFAMALTR-NEE SA0000BWU1L	X76 H32GB_R3_P@ U03 H9HCNNNFAMALTR-NEE SA0000BWU1L	X76 H32GB_R3_P@ U04 H9HCNNNFAMALTR-NEE SA0000BWU1L	X76 H32GB_P@ RH665 10K_0201_5% SD043100280	X76 H32GB_P@ RH665 10K_0201_5% SD043100280